It would take 51 x 27c322, due to the bus layout
Any way you slice it, eeprom or flash, 5v or 3.3v memory, fpga/cpld programmable logic is required.
Correct.
Yup, along with 28 x 8bit bus translators + logic to control bank selection
How do you assert bus control to program the 5...